This course is for design and verification engineers that need to understand how to address the challenges asynchronous clocks pose on their verification methodology. The course will cover the methodology required to run structural analysis to pinpoint potential synchronization issues between clock domains, dynamic checking with assertions of CDC protocols, and how to perform metastability effects modeling in simulation to find intricate clock domain crossing bugs.