Tessent
Tessent MemoryBIST

Course Code
265875-US
Software
Tessent 2023.4
User Level
All
Pricing ID
Contact Us
List Price
Contact Us
Price may not include taxes applicable to your billing region
Contact us for private event pricing
LIVE Online Duration
6 hours for each day for 3 days

This course covers the Tessent Shell implementation flow of Tessent™ MemoryBIST. The Tessent™ MemoryBISTcourse will help you understand how to implement DFT for a memory test. You will be introduced to the Tessent Shell tool environment and instructed on how to utilize Tessent Shell to implement memory BIST solutions for your design. The lecture/lab format of the class gives you a conceptual understanding of how memory BIST circuitry for memories and IEEE 1687 (IJTAG) communication infrastructure can be automatically generated and inserted into a circuit.

Hands-on lab exercises will reinforce lecture and discussion topics.

PREREQUISITES

  • Basic knowledge of Verilog design
  • Basic knowledge of manufacturing test generation flows. BIST experience is a plus

PROVIDED COURSE MATERIALS
Class Package
Find Upcoming Classes
For more information
Learning Services, EDA USA

PRIMARY COURSE TOPICS