Siemens Xcelerator Academy: On-Demand Training

Global | English

Change this page to

On-Demand Training - Functional Verification

Description

This library contains learning paths that help you master functional verification tools, and the development of test environments using HDL-based methodologies. Learn how to use ModelSim/Questa GUI and command line to verify and debug HDL designs in interactive mode or build batch mode scripts for fast simulations.

12 month subscription
Access to cloud-based environment for hands-on lab exercises
Access to new training content added during the subscription period
Knowledge assessments to measure learning progress

Explore This On-Demand Training

Content Details

Starting at
USD $2500.00 / year
Buy

Chapters

learning path

HDS: Basic Operation

This learning path covers the core operations of HDL Designer (HDS), use of the Block Diagram and State Machine editors and how to control simulations from HDS.

Preview Chapter

HDS: Introduction to Design Explorer in Logical Object Mode

HDS: Basic Operation 4 Chapters

This learning path covers the core operations of HDL Designer (HDS), use of the Block Diagram and State Machine editors and how to control simulations from HDS.

1 HDS: HDL Designer Basics 32 Topics

HDS: What is HDL Designer?
HDS: Getting Help
Knowledge Check 1: HDS: HDL Designer Basics
HDS: Design Manager Basics
HDS: Initial Configuration of HDS
HDS: Project Manager Contents
HDS: Creating and Opening Projects in HDS
Knowledge Check 2: HDS: HDL Designer Basics
HDS: Creating Libraries and What They Contain
HDS: Introduction to Design Explorer in Design Unit mode
HDS: Using the Hierarchy Pane in Design Explorer
Knowledge Check 3: HDS: HDL Designer Basics
HDS: Copying Design Units and Views in the Design Explorer
HDS: Introduction to Design Explorer in File Browser Mode
HDS: Introduction to Design Explorer in Logical Object Mode
Knowledge Check 4: HDS: HDL Designer Basics
HDS: How to Use the Design Explorer Side Data Windows
HDS: How to Use the Design Explorer Downstream Windows
HDS: How to Use the Design Explorer Task and Template Windows
Knowledge Check 5: HDS: HDL Designer Basics
HDS: Opening New or Existing Design Units
HDS: Bottom Up Design Flow
HDS: Top Down Design Flow
HDS: How to Save the Design
Knowledge Check 6: HDS: HDL Designer Basics
HDS: Adding Comments to Design Entry Tools
HDS: Defining the Page Setup for Viewing and Printing
HDS: Using the Diagram Browser
HDS: How to Generate HDL Code from Graphics
Knowledge Check 7: HDS: HDL Designer Basics
Lab 1: Testing and Synthesizing a BCD Counter
Assessment: HDS: HDL Designer Basics

2 HDS: Block Diagrams 24 Topics

HDS: Setting Package Preferences
HDS: Setting Preferences for the Design Tools
HDS: Definition and Use of Block Diagrams
HDS: Adding Blocks and Componenets
HDS: Adding ModuleWare
HDS: Adding Connections to Block Diagrams
HDS: Connecting Blocks and Components
HDS: Adding Ports to Block Diagrams
HDS: Auto and Interactive Routing
Knowledge Check 1: HDS: Block Diagram
HDS: Setting Block and Component Properties
HDS: Promoting Blocks to Components
HDS: Setting Signal and Port Properties
HDS: User Declarations and Visibility
Knowledge Check 2: HDS: Block Diagram
HDS: Navigating Through Block Diagram Hierarchy
HDS: Reconciling Interfaces
HDS: Highlighting Nets Through Hierarchy
HDS: Changing Hierarchical Nets
HDS: Adding and Removing Hierarchy from Block Diagrams
HDS: Looking at Block Diagrams as IBDs
Knowledge Check 3: HDS: Block Diagram
Lab 2: Block Diagrams
Assessment: HDS: Block Diagram

3 HDS: State Machine 25 Topics

HDS: State Machine Objects and How to Add Them
HDS: Adding and Removing Hierarchy to the State Diagram
HDS: Using Wait States
Knowledge Check 1: HDS: State Machine
HDS: Making State Assignments
HDS: Transition Conditions and Assignments
HDS: Output Assignment Priority
HDS: Implementing Moore and/or Mealy State Machines
HDS: Defining Clock, Reset and Enable
Knowledge Check 2: HDS: State Machine
HDS: Using Concurrent State Machines
HDS: The Expression Builder
Knowledge Check 3: HDS: State Machine
HDS: Common State Machine HDL Styles
HDS: Using Output Default Values
HDS: Timing Differences between Output Signal Types Part 1
HDS: Timing Differences between Output Signal Types Part 2
HDS: Adding Declarations and Statements to the State Machine Code
Knowledge Check 4: HDS: State Machine
HDS: Defining the Format of State Machine HDL
HDS: Defining State Encoding for Synthesis
HDS: Analyzing Signals Table
Knowledge Check 5: HDS: State Machine
Lab 3: Finite State Machines
Assessment: HDS: State Machine

4 HDS: Simulating and Debugging Designs Within HDS 15 Topics

HDS: Creating a Top Level Testbench in HDL Designer
HDS: Describing Tester Operation in HDL Designer
Knowledge Check 1: HDS: Simulating and Debugging Designs Within HDS
HDS: Setting Up the Chosen Simuator
HDS: Starting the Simulation
HDS: Solving Compile and Elaboration Errors
Knowledge Check 2: HDS: Simulating and Debugging Designs Within HDS
HDS: Running the Simulation from HDS Windows
HDS: Setting Breakpoints from HDS Windows
HDS: Animating HDS Windows During Simulation
HDS: Reviewing Animation History
HDS: How to Enable Code Coverage Collection in Simulator
Knowledge Check 3: HDS: Simulating and Debugging Designs Within HDS
Lab 4: Creating a Test Bench
Assessment: HDS: Simulating and Debugging Designs Within HDS

Chapters

learning path

HDS: Team Use and File Management

This learning path covers how to administer HDS for team operation, how to analyze existing designs, how to generate documentation, and how to use 3rd party IP.

Preview Chapter

HDS: Obtaining Summary Information on Your Design

HDS: Team Use and File Management 6 Chapters

This learning path covers how to administer HDS for team operation, how to analyze existing designs, how to generate documentation, and how to use 3rd party IP.

1 HDS: Using Viewpoints to Aid Investigation and Understanding of Designs 9 Topics

HDS: Visualizing Design Data with Viewpoints
HDS: Setting the Columns seen in Design Explorer Views
HDS: Obtaining Summary Information on Your Design
Knowledge Check 1: HDS - Using Viewpoints to Aid Investigation and Understanding of Designs
HDS: Using the Advanced Find in Design Explorer
HDS: Using the Available Design Reports
Knowledge Check 2: HDS - Using Viewpoints to Aid Investigation and Understanding of Designs
Lab: HDS - Using Viewpoints to Aid Investigation and Understanding of Designs
Assessment: HDS - Using Viewpoints to Aid Investigation and Understanding of Designs

2 HDS: Setting up HDS Properties and Resources 8 Topics

HDS: Defining the Available Resources
HDS: Declaring User Variables
Knowledge Check 1: HDS - Setting up HDS Properties and Resources
HDS: Defining Default Code Generation Preferences
HDS: User Defined Templates
Knowledge Check 2: HDS - Setting up HDS Properties and Resources
Lab: HDS - Setting up HDS Properties and Resources
Assessment: HDS - Setting up HDS Properties and Resources

3 HDS: IP and Vendor Flows 17 Topics

HDS: How to Use IP Blocks within HDL Designer Designs
HDS: ModuleWare IP
HDS: Setting ModuleWare Instance Properties in Block Diagrams
Knowledge Check 1: HDS - IP and Vendor Flows
Lab: HDS ModuleWare Lab
HDS: Introduction to Using Vendor IP Flows
HDS: Xilinx CoreGen Flow
HDS: Xilinx Vivado Flow
HDS: Xilinx Vivado Flow Example
HDS: Altera MegaWizard Flow
Knowledge Check 2: HDS - IP and Vendor Flows
Lab: HDS Vendor Lab
HDS: How to Add a Gate Level Netlist into HDS
HDS: Verifying Gate Level Simulation Results
Knowledge Check 3: HDS - IP and Vendor Flows
Lab: HDS Gate Level Lab
Assessment: HDS - IP and Vendor Flows

4 HDS: Adding and Visualizing Existing Designs 9 Topics

HDS: Design Reuse Part 1
HDS: Design Reuse Part 2
Knowledge Check 1: HDS - Adding and Visualizing Existing Designs
HDS: Visualization Versus Entry
HDS: Visualizing a Text File
HDS: Converting a Visualized File to a Graphics File
Knowledge Check 2: HDS - Adding and Visualizing Existing Designs
Lab: HDS - Adding and Visualizing Existing Designs
Assessment: HDS - Adding and Visualizing Existing Designs

5 HDS: Introduction to Team Design 9 Topics

HDS: Team Requirements
HDS: Defining Team Resources
Knowledge Check 1: HDS - Introduction to Team Design
HDS: Differences Between Team and User Preferences
HDS: Differences Between Team and User Templates and Tasks
HDS: Setting Team Version Management
Knowledge Check 2: HDS - Introduction to Team Design
Lab: HDS - Introduction to Team Design
Assessment: HDS - Introduction to Team Design

6 HDS: Producing Design Documentation 11 Topics

HDS: Advantages and Limitations of OLE to Export Diagrams
HDS: OLE When Using the Drag Bar and Panels
HDS: How to Register and Use OLE Documentation Tools
HDS: Documenting Diagrams without OLE
Knowledge Check 1: HDS - Producing Design Documentation
Lab: HDS - Creating Documentation
HDS: Invoking HTML Creation
HDS: HTML Options and Settings Explained
Knowledge Check 2: HDS - Producing Design Documentation
Lab: HDS - Producing Design Documentation
Assessment: HDS - Producing Design Documentation

38 Learning Paths

156 Chapters

1353 Topics

96 Hours of Video

Outline

Receive unlimited access to all new content added during your active subscription.

During your subscription period, you will automatically receive access to all new content added to the library, including training on new product releases and technology updates to maximize your proficiency.

On-Demand Training - Functional Verification

12 month subscription
Access to cloud-based environment for hands-on lab exercises
Access to new training content added during the subscription period
Knowledge assessments to measure learning progress

Starting at
USD $2500.00 / year

Buy

Change this page to

mouse On-Demand Training - Functional Verification

Description

Explore This On-Demand Training

Content Details

HDS: Basic Operation

HDS: Introduction to Design Explorer in Logical Object Mode

HDS: Basic Operation 4 Chapters

1 HDS: HDL Designer Basics 32 Topics

2 HDS: Block Diagrams 24 Topics

3 HDS: State Machine 25 Topics

4 HDS: Simulating and Debugging Designs Within HDS 15 Topics

HDS: Team Use and File Management

HDS: Obtaining Summary Information on Your Design

HDS: Team Use and File Management 6 Chapters

1 HDS: Using Viewpoints to Aid Investigation and Understanding of Designs 9 Topics

2 HDS: Setting up HDS Properties and Resources 8 Topics

3 HDS: IP and Vendor Flows 17 Topics

4 HDS: Adding and Visualizing Existing Designs 9 Topics

5 HDS: Introduction to Team Design 9 Topics

6 HDS: Producing Design Documentation 11 Topics

mouse On-Demand Training - Functional Verification

On-Demand Training - Functional Verification

On-Demand Training - Functional Verification