In this learning path you will learn how to use the Universal Verification Methodology (UVM) to create reusable verification environments.
Create a UVM Register Layer description of hardware registers and memories, integrate into a UVM testbench, and verify your design with methods and sequences.
Demonstrate your skills and knowledge in basic UVM and earn a verifiable badge.
Demonstrate your skills and knowledge in UVM Register Layer and earn a verifiable badge.