Siemens Xcelerator Academy: On-Demand Training

Global | English

Change this page to

On-Demand Training - UVM Comprehensive

Description

Learn how to create a reusable testbench from ground up using SystemVerilog UVM (Universal Verification Methodology) and how to add a UVM Register Model.

12 month subscription
Access to cloud-based environment for hands-on lab exercises
Access to new training content added during the subscription period
Knowledge assessments to measure learning progress

Explore This On-Demand Training

Content Details

Starting at
USD $1400.00 / year
Buy

Chapters

learning path

SystemVerilog UVM

In this learning path you will learn how to use the Universal Verification Methodology (UVM) to create reusable verification environments.

Preview Chapter

UVM Glossary and OOP Review

SystemVerilog UVM 9 Chapters

In this learning path you will learn how to use the Universal Verification Methodology (UVM) to create reusable verification environments.

1 UVM Overview 18 Topics

UVM Glossary and OOP Review
UVM Methodology
UVM What UVM Provides
Knowledge Check 1: UVM Overview
UVM Topology and Class Hierarchy
UVM Phases
Knowledge Check 2: UVM Overview
UVM Hello World Example
UVM Example: Transactions and Driver
UVM Example: Agent, Environment and Test Class
UVM Example: Running a Test
Knowledge Check 3: UVM Overview
UVM Factory
UVM Messaging
UVM Debugging and Documentation
Knowledge Check 4: UVM Overview
Lab: First Look at SystemVerilog UVM
Assessment: UVM Overview

2 UVM Transactions and Sequences 14 Topics

UVM Stimulus Introduction
UVM Transaction Coding Style
UVM Transaction Methods
Knowledge Check 1: UVM Transactions and Sequences
UVM copy() and compare() Methods
UVM convert2string() and Other do Methods
UVM Extended Transaction Classes and Guidelines
Knowledge Check 2: UVM Transactions and Sequences
UVM Sequences Introduction
UVM Test, Sequence, and Driver Handshake
UVM Sequences Summary
Knowledge Check 3: UVM Transactions and Sequences
Lab: UVM Transactions and Sequences
Assessment: UVM Transactions and Sequences

3 UVM Drivers and Sequencers 6 Topics

UVM TLM Communication
UVM Drivers and Sequencers
UVM Interfaces and Emulation
Knowledge Check 1: UVM Drivers and Sequencers
Lab: UVM Sequencers and Drivers
Assessment: UVM Drivers and Sequencers

4 UVM Monitors and Agents 8 Topics

UVM Monitors Introduction
UVM TLM Analysis Ports
UVM Monitor Example
UVM Agents Introduction
UVM Agents Example
Knowledge Check: UVM Monitors and Agents
Lab: UVM Monitors and Agents
Assessment: UVM Monitors and Agents

5 UVM Coverage Collectors 5 Topics

UVM Coverage Collector Introduction
UVM Coverage Collector Example
Knowledge Check: UVM Coverage Collectors
Lab: UVM Coverage Collector
Assessment: UVM Coverage Collectors

6 UVM Scoreboards and Environments 8 Topics

UVM Scoreboards Introduction
UVM Scoreboards Internals
UVM Scoreboards Hierarchical Example
UVM Scoreboards Flat Example
UVM Environments
Knowledge Check 1: UVM Scoreboards and Environments
Lab: UVM Scoreboards
Assessment: UVM Scoreboards

7 UVM Configuration and Factory 12 Topics

UVM Configuration Introduction
UVM Configuration HDL to Test Example
UVM Configuration Objects
UVM Configuration Test to Environment Example
Knowledge Check 1: UVM Configuration
UVM Configuration Agent to Monitor Example
UVM Configuration Sequences, Arrays and Debug
UVM Factory Introduction
UVM Factory Override Examples
Knowledge Check 2: UVM Configuration and Factory
Lab: UVM Configuration and Factory
Assessment: UVM Configuration and Factory

8 UVM Tests and Complex Sequences 13 Topics

UVM Tests Architecture
UVM Tests Sharing Sequencer Handles
UVM Tests Controlling the Run Phase
UVM Complex Sequences Single Protocol
Knowledge Check 1: UVM Tests and Complex Sequences
UVM Complex Sequences Multiple Protocols
UVM Complex Sequences Arbitration Overview
UVM Complex Sequences Arbitration Algorithms
UVM Complex Sequences Parallel and Layered Sequences
UVM Complex Sequences Driver Synchronization
Knowledge Check 2: UVM Tests and Complex Sequences
Lab: UVM Tests and Virtual Sequences
Assessment: UVM Tests and Complex Sequences

9 SystemVerilog UVM Exam 1 Topic

Level 1 Exam - SystemVerilog UVM

Chapters

learning path

UVM Intermediate

Create a UVM Register Layer description of hardware registers and memories, integrate into a UVM testbench, and verify your design with methods and sequences.

Preview Chapter

UVM Intermediate: Register Layer Introduction

UVM Intermediate 6 Chapters

Create a UVM Register Layer description of hardware registers and memories, integrate into a UVM testbench, and verify your design with methods and sequences.

1 UVM Intermediate Learning Path Overview 1 Topic

Learning Path Overview

2 Register Layer Overview 4 Topics

UVM Intermediate: Register Layer Introduction
UVM Intermediate: Register Block Concepts
UVM Intermediate: Register Layer Flow
Assessment: Register Layer Overview

3 Register Description 5 Topics

UVM Intermediate: Questa Register Assistant Flow
UVM Intermediate: Questa Register Assistant Inputs
UVM Intermediate: Questa Register Assistant Results
Lab: Register Description
Assessment: Register Description

4 Register Model Integration 6 Topics

UVM Intermediate: Integration Overview
UVM Intermediate: Register Model Adapter
UVM Intermediate: Register Model Prediction
UVM Intermediate: Register Integration Example
Lab: Integrating Register Model
Assessment: Register Description

5 Applying the Register Model Layer 14 Topics

UVM Intermediate: Apply Register Model Introduction
UVM Intermediate: Register Methods 1
UVM Intermediate: Register Methods 2
UVM Intermediate: Checking Registers
UVM Intermediate: Memories
UVM Intermediate: Introspection Methods
Knowledge Check 1: Apply Register Model
Lab: Apply the Register Model Layer
UVM Intermediate: Quirky Registers
UVM Intermediate: Functional Coverage
UVM Intermediate: Predefined Sequences
Knowledge Check 2: Apply Register Model
Lab: Quirky Registers
Assessment: Apply Register Model

6 UVM Intermediate Exam 1 Topic

Level 1 Exam - UVM Intermediate

Chapters

learning path

UVM Advanced

Learn advanced UVM features for creating and controlling testbench components, configuration, and generating complex stimuli

Preview Chapter

Concepts and Reuse

Chapter

learning path

SystemVerilog UVM Exam

Demonstrate your skills and knowledge in basic UVM and earn a verifiable badge.

Chapter

learning path

UVM Intermediate Exam

Demonstrate your skills and knowledge in UVM Register Layer and earn a verifiable badge.

5 Learning Paths

18 Chapters

149 Topics

9 Hours of Video

Outline

Receive unlimited access to all new content added during your active subscription.

During your subscription period, you will automatically receive access to all new content added to the library, including training on new product releases and technology updates to maximize your proficiency.

On-Demand Training - UVM Comprehensive

12 month subscription
Access to cloud-based environment for hands-on lab exercises
Access to new training content added during the subscription period
Knowledge assessments to measure learning progress

Starting at
USD $1400.00 / year

Buy

Change this page to

On-Demand Training - UVM Comprehensive

Description

Explore This On-Demand Training

Content Details

SystemVerilog UVM

UVM Glossary and OOP Review

SystemVerilog UVM 9 Chapters

1 UVM Overview 18 Topics

2 UVM Transactions and Sequences 14 Topics

3 UVM Drivers and Sequencers 6 Topics

4 UVM Monitors and Agents 8 Topics

5 UVM Coverage Collectors 5 Topics

6 UVM Scoreboards and Environments 8 Topics

7 UVM Configuration and Factory 12 Topics

8 UVM Tests and Complex Sequences 13 Topics

9 SystemVerilog UVM Exam 1 Topic

UVM Intermediate

UVM Intermediate: Register Layer Introduction

UVM Intermediate 6 Chapters

1 UVM Intermediate Learning Path Overview 1 Topic

2 Register Layer Overview 4 Topics

3 Register Description 5 Topics

4 Register Model Integration 6 Topics

5 Applying the Register Model Layer 14 Topics

6 UVM Intermediate Exam 1 Topic

UVM Advanced

Concepts and Reuse

UVM Advanced 3 Chapters

1 UVM Styles and Reusability 8 Topics

2 UVM Utilities 13 Topics

3 UVM Design Patterns 12 Topics

SystemVerilog UVM Exam

SystemVerilog UVM Exam 1 Chapter

1 SystemVerilog UVM Exam 1 Topic

UVM Intermediate Exam

UVM Intermediate Exam 1 Chapter

1 UVM Intermediate Exam 1 Topic

On-Demand Training - UVM Comprehensive

Change this page to

mouse On-Demand Training - UVM Comprehensive

Description

Explore This On-Demand Training

Content Details

SystemVerilog UVM

UVM Glossary and OOP Review

SystemVerilog UVM 9 Chapters

1 UVM Overview 18 Topics

2 UVM Transactions and Sequences 14 Topics

3 UVM Drivers and Sequencers 6 Topics

4 UVM Monitors and Agents 8 Topics

5 UVM Coverage Collectors 5 Topics

6 UVM Scoreboards and Environments 8 Topics

7 UVM Configuration and Factory 12 Topics

8 UVM Tests and Complex Sequences 13 Topics

9 SystemVerilog UVM Exam 1 Topic

UVM Intermediate

UVM Intermediate: Register Layer Introduction

UVM Intermediate 6 Chapters

1 UVM Intermediate Learning Path Overview 1 Topic

2 Register Layer Overview 4 Topics

3 Register Description 5 Topics

4 Register Model Integration 6 Topics

5 Applying the Register Model Layer 14 Topics

6 UVM Intermediate Exam 1 Topic

UVM Advanced

Concepts and Reuse

UVM Advanced 3 Chapters

1 UVM Styles and Reusability 8 Topics

2 UVM Utilities 13 Topics

3 UVM Design Patterns 12 Topics

SystemVerilog UVM Exam

SystemVerilog UVM Exam 1 Chapter

1 SystemVerilog UVM Exam 1 Topic

UVM Intermediate Exam

UVM Intermediate Exam 1 Chapter

1 UVM Intermediate Exam 1 Topic

mouse On-Demand Training - UVM Comprehensive

On-Demand Training - UVM Comprehensive

On-Demand Training - UVM Comprehensive