This course covers Calibre nmDRC and nmLVS rule writing for layout design verification in a semiconductor process.
Earners of this badge have completed the 50-question exam to effectively write and maintain Calibre nmDRC and nmLVS rule decks for semiconductor processes.